



## UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/607,815	06/30/2000	Kenneth W. Batcher	72255/02662	2193	
23380 7.	590 12/02/2004		EXAMINER		
TUCKER, ELLIS & WEST LLP 1150 HUNTINGTON BUILDING			HARKNESS, CHARLES A		
925 EUCLID AVENUE		•	ART UNIT	PAPER NUMBER	
CLEVELAND	, OH 44115-1475		2183	2183	
			DATE MAIL ED: 12/02/200	4	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application	n No.	Applicant(s)			
Office Action Summary		09/607,81	5	BATCHER, KENNETH W.			
		Examiner		Art Unit			
		Charles A		2183			
.۔ Period fo	- The MAILING DATE of this communicat Reply	tion appears on the	cover sheet with the	correspondence ad	ldress		
THE M - Extens after S - If the p - If NO p - Failure Any re	PRTENED STATUTORY PERIOD FOR MAILING DATE OF THIS COMMUNICA sions of time may be available under the provisions of 3 SEX (6) MONTHS from the mailing date of this communic period for reply specified above is less than thirty (30) desperiod for reply is specified above, the maximum statuto to the total period for reply within the set or extended period for reply will, ply received by the Office later than three months after the patent term adjustment. See 37 CFR 1.704(b).	ATION. 7 CFR 1.136(a). In no ever cation. ays, a reply within the statury period will apply and will by statute, cause the appl	nt, however, may a reply be story minimum of thirty (30) d I expire SIX (6) MONTHS fro ication to become ABANDON	timely filed  ays will be considered timel  m the mailing date of this c  NED (35 U.S.C. § 133).			
Status							
1) 🛛 🛚	Responsive to communication(s) filed o	on <u>27 August 2004</u>					
2a)⊠	This action is <b>FINAL</b> . 2b)	☐ This action is n	on-final.				
•	Since this application is in condition for allowance except for formal matters, prosecution as to the ments is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Dispositio	on of Claims						
5)□ ( 6)⊠ ( 7)□ (	Claim(s) <u>1-32</u> is/are pending in the app la) Of the above claim(s) is/are value claim(s) is/are value claim(s) is/are allowed. Claim(s) <u>1-32</u> is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction	withdrawn from co					
Application	on Papers						
10) 🗌 7	The specification is objected to by the E The drawing(s) filed on is/are: a Applicant may not request that any objectio Replacement drawing sheet(s) including the The oath or declaration is objected to by	) accepted or b) In to the drawing(s) be Correction is require	e held in abeyance. S ed if the drawing(s) is	See 37 CFR 1.85(a). Objected to. See 37 C			
Priority u	nder 35 U.S.C. § 119						
12) <u></u>	Acknowledgment is made of a claim for All b) Some * c) None of:  1. Certified copies of the priority do  2. Certified copies of the priority do  3. Copies of the certified copies of the application from the International ee the attached detailed Office action for the certification from the action for the attached detailed Office action for the action for the attached detailed Office action for the action for	cuments have bee cuments have bee the priority docume I Bureau (PCT Rul	n received. n received in Applica ents have been recei e 17.2(a)).	ation No ved in this National	Stage		
Attachment	` '		лП <b>.</b>	(070.446)			
	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO	-948)	4) Interview Summa Paper No(s)/Mail				
3) Inform	nation Disclosure Statement(s) (PTO-1449 or PTo No(s)/Mail Date			l Patent Application (PT	O-152)		

## **DETAILED ACTION**

## Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 1. Claims 1-32 are rejected under 35 U.S.C. 102(b) as being anticipated by Shridhar et al., U.S. Patent Number 5,727,194 (herein referred to as Shridhar).
- Referring to claims 1 and 8 Shridhar has taught a method of operating a processor to 2. repeatedly execute an instruction;

loading a register with a count value indicative of the number of times the associated instruction is to be executed (Shridhar column 2 lines 20-23 and 31-45, figures 1,3,4 column 13 line 61-column 14 lines 40, column 15 lines 45-49);

fetching and executing a REPEAT instruction, the REPEAT instruction indicating the associated instruction to be repeatedly executed (Shridhar figures 1,3,4 column 13 line 61column 14 lines 40, column 15 lines 45-49);

fetching the associated instruction (Shridhar figures 1,3,4 column 13 line 61-column 14 lines 40, column 15 lines 45-49); and

repeatedly executing the associated instruction for a consecutive number of times as indicated by the count value (Shridhar figures 1,3,4 column 13 lines 61-67, column 14 lines 32-54).

Without refetching the associated instruction (Shridhar column 2 lines 20-23 and 31-45).

5. Referring to claim 2 Shridhar has taught a method of operating a processor to repeatedly execute a single instruction and to repeatedly execute a block of instructions,

fetching a REPEAT instruction (Shridhar figures 1,3,4 column 13 line 61-column 14 lines 40, column 15 lines 45-49);

executing a REPEAT instruction, wherein execution of the REPEAT instruction stores in a register a count value indicative of the number of tunes an associated instruction is to be executed (Shridhar figures 1,3,4 column 13 lines 61-67, column 14 lines 32-54 column 18 lines 5-46);

fetching the associated instruction; and

repeatedly executing the single instruction consecutively for as many times as indicated by the count value (Shridhar figures 1,3,4 column 13 lines 61-67, column 14 lines 32-54);

decrementing the count value in the register each time the single instruction is executed (Shridhar column 2 lines 20-23 and 31-45);

incrementing a program counter once the count value in the register is one of less than zero and equal to zero, thereby providing an effective data rate of one transfer every clock cycle (Shridhar column 10 lines 45-53, Table 2 the PC is shown as being stopped while the same instruction is continually fed into the pipeline, but then is advanced once the correct number of iterations of the instruction have been brought into the pipeline to satisfy the repeat count).

6. Referring to claim 3 Shridhar has taught a method of operating a processor to repeatedly execute a single instruction and to repeatedly execute a block of instructions (Shridhar),

loading a register with a count value indicative of the number of times an associated instruction is to be executed (Shridhar figures 1,3,4 column 13 lines 61-67, column 14 lines 32-54 column 18 lines 5-46 column 15 lines 45-49);

fetching and executing a REPEAT instruction indicating the associated instruction that is to be repeatedly executed (Shridhar figures 1,3,4 column 13 lines 61-67, column 14 lines 32-54 column 18 lines 5-46 column 15 lines 45-49);

incrementing a program counter (Shridhar column 15 lines 9-11 column 16 lines 15-20); fetching the associated instruction (Shridhar figures 1,3,4 column 13 lines 61-67, column 14 lines 32-54 column 18 lines 5-46 column 15 lines 45-49); and

repeatedly executing the associated instruction for as many times as indicated by a count value stored in the count register (Shridhar figures 1,3,4 column 13 lines 61-67, column 14 lines 32-54 column 18 lines 5-46 column 15 lines 45-49);

decrementing the count value in the register each time the single instruction is executed (Shridhar column 2 lines 20-23 and 31-45);

stalling the program counter once the count value in the register is one of less than zero and equal to zero, thereby providing an effective data rate of one transfer every clock cycle (Shridhar column 10 lines 45-53, Table 2 the PC is shown as being stopped while the same instruction is continually fed into the pipeline, but then is advanced once the correct number of iterations of the instruction have been brought into the pipeline to satisfy the repeat count).

Application/Control Number: 09/607,815

Art Unit: 2183

7. Referring to claim 4 Shridhar has taught wherein said count value is stored in said count register before execution of said REPEAT instruction (Shridhar figures 1,3,4 column 13 lines 61-67, column 14 lines 32-54 column 18 lines 5-46 column 15 lines 45-49; since the decode stage come before the fetch stage, as shown in figure 1, the information would be passed in the repeat circuitry before the repeat instruction was executed).

Page 5

- 8. Referring to claim 5 Shridhar has taught wherein said REPEAT instruction includes the count value that is stored in said count register, wherein execution of the REPEAT instruction stores the count value in said count register (Shridhar figures 1,3,4 column 13 lines 61-67, column 14 lines 32-54 column 18 lines 5-46 column 15 lines 45-49).
- 9. Referring to claim 6 Shridhar has taught wherein said method further comprises: incrementing the program counter after the associated instruction has been executed for as many times as indicated by the count value (Shridhar column 15 lines 9-11 column 16 lines 15-20 column 18 lines 13-15; the program would have to increment to the next address that it can continue executing the program outside of the loop).
- 10. Referring to claim 7 Shridhar has taught wherein method further comprises: decrementing said count value stored in said register each time said associated instruction is executed; and determining whether said count value is less than or equal to zero (Shridhar column 18 lines 31-38).

12. Referring to claim 9 Shridhar has taught a processor for repeatedly executing a single instruction and to repeatedly execute a block of instructions,

fetch means for fetching a REPEAT instruction (Shridhar figures 1,3,4 column 13 line 61-column 14 lines 40, column 15 lines 45-49);

execute means for executing a REPEAT instruction, wherein execution of the REPEAT instruction stores in a register a count value indicative of the number of times the instruction is to be executed (Shridhar figures 1,3,4 column 13 lines 61-67, column 14 lines 32-54, Shridhar column 10 lines 45-53);

fetch means for fetching the associated instruction (Shridhar); and

execute means for executing the associated instruction for as many times as indicated by the count value (Shridhar figures 1,3,4 column 13 lines 61-67, column 14 lines 32-54);

means for decrementing the count value in the register each time the single instruction is executed (Shridhar column 2 lines 20-23 and 31-45);

means for incrementing a program counter once the count value in the register is one of less than zero and equal to zero, thereby providing an effective data rate of one transfer every clock cycle (Shridhar column 10 lines 45-53, Table 2 the PC is shown as being stopped while the same instruction is continually fed into the pipeline, but then is advanced once the correct number of iterations of the instruction have been brought into the pipeline to satisfy the repeat count).

13. Referring to claim 10 Shridhar has taught a processor for repeatedly executing a single instruction and to repeatedly execute a block of instructions (Shridhar),

load means for loading a register with a count value indicative of the number of times an instruction is to be executed (Shridhar column 2 lines 20-23 and 31-45);

fetch means for fetching a REPEAT instruction indicating the associated instruction that is to be repeatedly executed; (Shridhar figures 1,3,4 column 13 line 61-column 14 lines 40, column 15 lines 45-49);

execute mean for executing the REPEAT instruction indicating the associated instruction that is to be repeatedly executed (Shridhar figures 1,3,4 column 13 lines 61-67, column 14 lines 32-54);

means for incrementing a program counter (Shridhar column 10 lines 45-53, Table 2); fetch means for fetching the associated instruction (Shridhar figures 1,3,4 column 13 line 61-column 14 lines 40, column 15 lines 45-49); and

execute means for repeatedly executing the associated instruction for a consecutive number of as indicated by a count value stored in a count register (Shridhar figures 1,3,4 column 13 lines 61-67, column 14 lines 32-54);

means for decrementing the count value in the register each time the single instruction is executed (Shridhar column 2 lines 20-23 and 31-45);

means for incrementing a program counter once the count value in the register is one of less than zero and equal to zero, thereby providing an effective data rate of one transfer every clock cycle (Shridhar column 10 lines 45-53, Table 2 the PC is shown as being stopped while the same instruction is continually fed into the pipeline, but then is advanced once the correct number of iterations of the instruction have been brought into the pipeline to satisfy the repeat count).

Application/Control Number: 09/607,815

Art Unit: 2183

14. Referring to claim 11 Shridhar has taught wherein said count value is stored in said count register before execution of said REPEAT instruction (Shridhar column 2 lines 20-23 and 31-45).

Page 8

- 15. Referring to claim 12 Shridhar has taught wherein said REPEAT instruction includes the count value that is stored in said count register, wherein execution of the REPEAT instruction stores the count value in said count register (Shridhar column 2 lines 20-23 and 31-45).
- 16. Referring to claim 13 Shridhar has taught wherein said processor further comprises: means for incrementing the program counter after the associated instruction has been executed for as many times as indicated by the count value (Shridhar column 10 lines 45-53, Table 2 the PC is shown as being stopped while the same instruction is continually fed into the pipeline, but then is advanced once the correct number of iterations of the instruction have been brought into the pipeline to satisfy the repeat count).
- 17. Referring to claim 14 Shridhar has taught wherein processor further comprises: means for decrementing said count value stored in said register each time said the instruction is executed; and

means for determining whether said count value is less than or equal to zero (Shridhar column 2 lines 20-23 and 31-45).

18. Referring to claim 15 Shridhar has taught a processor for repeatedly executing a single instruction and to repeatedly execute a block of instructions (Shridhar),

a memory address register associated with a main memory (Shridhar figure 1); a memory control for generating memory control signals (Shridhar figure 1);

a program counter for storing a memory address location of the main memory where an instruction is to be fetched (Shridhar figure 3);

an instruction register for storing an instruction that is to be executed (Shridhar figure 3 number 166);

at least one general purpose register storing a count (Shridhar column 2 lines 20-23 and 31-45);

decode and execute control logic for decoding and executing an instruction stored in the instruction register (Shridhar figure 3); and

a state machine for controlling the fetching and repeated execution of an associated instruction (Shridhar column 2 lines 20-23 and 31-45);

decrementing the count value in the register each time the single instruction is executed (Shridhar column 2 lines 20-23 and 31-45)

incrementing a program counter once the count value stored in the general purpose register is below a threshold value, thereby providing an effective data rate of one transfer every clock cycle (Shridhar column 10 lines 45-53, Table 2 the PC is shown as being stopped while the same instruction is continually fed into the pipeline, but then is advanced once the correct number of iterations of the instruction have been brought into the pipeline to satisfy the repeat count).

19. Referring to claim 16 Shridhar has taught wherein said processor further comprises an instruction buffer for storing the associated instruction (Shridhar).

21. Referring to claim 17 Shridhar has taught wherein said general purpose register includes

a first register for storing a count value indicative of the number of times the one or more

associated instructions are to be repeatedly executed (Shridhar column 2 lines 20-23 and 31-45).

21. Referring to claim 18 Shridhar has taught wherein said state machine generates signals

for decrementing the count value stored in the first register (Shridhar column 2 lines 20-23 and

31-45).

22. Referring to claim 19 Shridhar has taught wherein said state machine generates a signal

for executing an instruction stored in said instruction register (Shridhar figures 1,3,4 column 13

lines 61-67, column 14 lines 32-54 column 18 lines 5-46 column 15 lines 45-49).

23. Referring to claim 20 Shridhar has taught wherein said state machine generate a signal

for incrementing said program counter after the associated instruction is repeatedly executed

(Shridhar column 10 lines 45-53, Table 2 the PC is shown as being stopped while the same

instruction is continually fed into the pipeline, but then is advanced once the correct number of

iterations of the instruction have been brought into the pipeline to satisfy the repeat count).

Referring to claim 21 Shridhar has taught wherein the means for executing the REPEAT

instruction and the means for repeatedly executing the single instruction are the same means

(Shridhar figures 1,3,4 column 13 line 61-column 14 lines 40, column 15 lines 45-49).

Referring to claim 22 Shridhar has taught wherein the means for fetching a REPEAT

instruction and the means for fetching the single instruction are the same means (Shridhar figures

1,3,4 column 13 line 61-column 14 lines 40, column 15 lines 45-49).

Referring to claims 23 and 26 Shridhar has taught further comprising incrementing the

program counter once the count value is equal to zero (Shridhar column 10 lines 45-53, Table 2

Application/Control Number: 09/607,815 Page 11

Art Unit: 2183

the PC is shown as being stopped while the same instruction is continually fed into the pipeline, but then is advanced once the correct number of iterations of the instruction have been brought into the pipeline to satisfy the repeat count).

Referring to claims 24 and 27 Shridhar has taught further comprising incrementing the program counter once the count value is less than zero (Shridhar column 10 lines 45-53, Table 2 the PC is shown as being stopped while the same instruction is continually fed into the pipeline, but then is advanced once the correct number of iterations of the instruction have been brought into the pipeline to satisfy the repeat count).

Referring to claims 25, 28, 29 and 31 Shridhar has taught wherein the program counter remains unchanged as the single instruction is repeatedly executed (Shridhar column 10 lines 45-53, Table 2 the PC is shown as being stopped while the same instruction is continually fed into the pipeline, but then is advanced once the correct number of iterations of the instruction have been brought into the pipeline to satisfy the repeat count).

Referring to claims 30 and 32 Shridhar has taught wherein the program counter is effectively stalled on the single instruction until the single instruction executes the number of times indicated by the count value (Shridhar column 10 lines 45-53, Table 2 the PC is shown as being stopped while the same instruction is continually fed into the pipeline, but then is advanced once the correct number of iterations of the instruction have been brought into the pipeline to satisfy the repeat count).

## Response to Arguments

Application/Control Number: 09/607,815

Art Unit: 2183

Applicant's arguments with respect to claims filed on 08/27/04 have been considered but

are moot in view of the new ground(s) of rejection.

Conclusion

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Charles A Harkness whose telephone number is 571-272-4167.

The examiner can normally be reached on 9Flex.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Eddie Chan can be reached on 571-272-4162. The fax phone number for the

organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Charles Allen Harkness

Examiner

Art Unit 2183

November 23, 2004

eddie Chan

SUPERVISORY PATENT EXAMINER

Page 12

**TECHNOLOGY CENTER 2100**